Appl. No.: 10/678,595

Docket No.: DB000859-007 Amdt. Dated: 26 October 2004

Reply to Office action of 26 July 2004

## **REMARKS**

Paragraph [0001] and the Abstract are amended to overcome the objections raised by the Examiner. More specifically, paragraph [0001] is amended to provide the status (i.e., "now abandoned") of application serial number 09/792,554 and the Abstract is amended to remove the phase "the present invention". Accordingly, it is respectfully requested that the objections to the specification be withdrawn.

Claim 1 is objected to for containing certain informalities. More specifically, the Examiner stated:

In line 2, the claim recites "a plurality of <u>transistor</u> output stages" (emphasis added) for the first data path, while, in line 3, it recites "a plurality of output stages" for the second data path, which appears to be inconsistent. It is suggested that either "transistor" in line 2 be deleted, or replace "output stages" in line 3 with -- transistor output stages --. Appropriate correction is required.

Claim 1 is amended at line 3 to recite "transistor output stages" as recommended by the Examiner. For consistency, lines 5, 6, and 7 are also amended to recite "transistor output stages." Accordingly, it is respectfully requested that the objection of claim 1 be withdrawn.

Claim 4 is also objected to for containing certain informalities. More specifically, the Examiner stated:

In lines 7-8, the claim twice recites the limitation "said pair", but it is unclear whether the limitation is referring to the first pair or the second pair, It will be understood as -- each of said pairs --. Appropriate correction is required.

Claim 4 is amended to recite "wherein one output stage of each of said pairs is connected to said first data path and another output stage of each of said pairs is connected to said second data path." Accordingly, it is respectfully requested that the objection of claim 4 be withdrawn.

Claims 1 and 6 stand rejected under 35 U.S.C. §102(b) as being anticipated by or, in the alternative, under 35 U.S.C. 103(a) as obvious over Thaik (U.S. Pat. No.: 5,285,116). Specifically, regarding the rejection of claims 1 and 6 under 35 U.S.C. §102(b), the Examiner stated:

Under 35 U.S.C. 102(b), Thaik in Figs. 4 – 7 discloses a pre-driver (24 and 26 in Fig. 4) providing an unbalanced output drive capability, comprising: a first data path (24 in Fig. 4) having a plurality of transistor output stages (including columns of transistors in Fig. 5A); a second data path (26 in Fig. 4) having a plurality of output stages (including columns of transistors in Fig. 6B); and a plurality of switches (where a "switch" is distinguished from a "transistor" and broadly interpreted as a unit that may include multiple transistors that are

Appl. No.: 10/678,595 Docket No.: DB000859-007 Amdt. Dated: 26 October 2004 Reply to Office action of 26 July 2004

commonly controlled by a signal, such as N2 or N3 in Figs. 5A and 6B), each switch for (for example, a switch comprising 51 and 102 commonly controlled by N2, similar to a double-pole, single-throw switch unit) for controlling (via, for example, N2) the conductivity of a pair (for example, the lower second columns of Figs. 5A and 6A) of the plurality of output stages in response to the level of conductivity of a subsequent driver output stage (or to signals indicative of the strength of the output transistors in an output device) (for example, N2 is derived from an output buffer 20; see column 16, lines 4-6), wherein one of said pair of output stages is connected to said first data path (for example, the lower second column of Fig. 5A within 24) and another of said pair of output stages is connected to said second data path (for example, the lower second column of Fig. 6B within 26).

Regarding the rejection of claims 1 and 6 under 35 U.S.C. §103(a), the Examiner stated:

In the alternative, under 35 U.S.C. 103(a), if the "switch" above is interpreted as a switching "transistor" (with reference to 114 or 116 in Fig. 7 of the instant application), Thaik fails to disclose the limitation "each switch" as recited in claims 1 and 6; however, the Thaik's combination of 51 in Fig. 5A and 102 in Fig. 6B, both controlled by N2, would be an obvious variant of "each switch" as recited in claims 1 and 6, since both variants control the conductivity of a pair of output states in different data paths simultaneously via a common control signal.

It is respectfully submitted that the Office has misconstrued the teachings of Thaik. More specifically, Thaik fails to teach, disclose, or suggest a predriver having first and second data paths. Thaik discloses an output buffer 20 that receives a single input signal (i.e., DATA SIGNAL) and provides a single output signal (i.e., DATA0) responsive to the input signal. The output buffer 20 includes a tri-state control stage 22 which provides a drv-low-B and a drv-high signal to a pull-up predriver 24 and a pull-down predriver 26, respectively (column 5, lines 16 – 19).

If the output signal transitions from a "1" to a "0", predriver 24 turns on at least one of transistors 28, 30, and/or 32 (column 5, lines 19-22). More specifically, for a transition from "1" to "0", the drv-low-B signal goes low and signal DN1 always goes high (column 7, lines 7-9), thus activating transistor 28 and pulling the output signal DATA0 to Vss. Signals DN2 and DN3 may also go high, depending upon the state of signals P2 and P3 (column 7, lines 60-64 and column 8, lines 39-43).

In contrast, if the output signal transitions from a "0" to a "1", a pull-down predriver 26 turns on at least one of transistors 34 and/or 36 (column 5, lines 29-31). More specifically, for a transition from "0" to "1", the drv-high signal goes high and the signal UP1B always goes low (column 10, lines 11-14), thus activating transistor 34 and pulling the output signal DATA0 to

Appl. No.: 10/678,595 Docket No.: DB000859-007 Amdt. Dated: 26 October 2004

Reply to Office action of 26 July 2004

Vcc. Signal UP2B may also go low, depending upon the state of signal N2 and N3 (column 10, line 64 to column 11, line 1).

It is respectfully submitted that Thaik fails to teach or suggest that pull-up predriver 24 and pull-down predriver 26 are operated in such a manner as to provide first and second data paths. In contrast, Thaik teaches that a single input signal (DATA SIGNAL) is converted into a single driven output signal (DATA0) having an acceptable switching delay time and noise margin (column 5, lines 5-9). The various transistors (e.g., 28, 30, 32, 34, 36) are controlled so that the output signal is either being pulled up or being pulled down, but not both. More specifically, when transistors 28, 30, and/or 32 are activated, transistors 34 and/or 36 are shut off, and when transistors 34 and/or 36 are activated, transistors 28, 30, and/or 32 are shut off. If, for example, transistors 34 and 28 were both activated at the same time, a short circuit condition would occur.

In contrast, claims 1 and 6 each recite first and second data paths. Referring to FIG. 6, the instant application illustrates two data paths. The first data path carries the signal 'q'; whereas the second data path carries the signal 'q'. Furthermore, as seen in FIG. 6, the instant application illustrates two pairs of transistors, pair 106 - 110 and pair 108 - 112. One transistor from each pair (e.g., 106, 108) is connected to the first data path 102, whereas the other transistor from each pair (e.g., 110, 112) is connected to the second data path 104. The conductivity of each transistor within a pair, however, is controlled by the same signal. For example in FIG. 6, the conductivity of pair 106 - 110 is controlled by switch 114 which is responsive to signal SI1 and the conductivity of pair 108 - 112 is controlled by switch 116 which is responsive to signal SI2. Accordingly, differing amounts of p-channel drive may be enabled for each of the first and second data paths in the claimed pre-driver.

For the reasons discussed above, Thaik fails to teach, disclose, or suggest a predriver having first and second data paths. Thus, it is believed that claims 1 and 6 are in condition for allowance. Accordingly, it is respectfully requested that the rejection of claims 1 and 6 pursuant to 35 U.S.C. 102(a) and 35 U.S.C. 103(b) in view of Thaik be withdrawn.

Claims 2-5 stand rejected under 35 U.S.C. §102(b) as being anticipated by Thaik (U.S. Pat. No.: 5,285,116). More specifically, the Examiner stated:

Thaik in Figs. 4-7 discloses a method of providing an unbalanced output drive capability to correct for output skews in subsequent amplification stages, comprising: providing a plurality of output drive/pre-driver stages (for example, columns of transistors in Fig. 5A and 6B) on a first data path and on a second data path (24 and 26 in Fig. 4, respectively); generating a two-bit code/signal (for example, N2 and N3) representative of the relative strength of the n-channel and

Appl. No.: 10/678,595 Docket No.: DB000859-007 Amdt. Dated: 26 October 2004 Reply to Office action of 26 July 2004

> p-channel transistor in an output device (including 28, 30, 32, 34, and 36 in Fig. 4; see also column 16, lines 4 - 6 which discloses that the signals N2 and N3 are derived from an output buffer 20 in Fig. 4, which includes the output device); controlling in pairs, or enabling, the number of output drive/pre-driver stages on said first and second data paths that are activated (for example, N2 and N3 activate in pairs the output stages in Figs. 5A and 6B) in response to the amount of skew represented by the two-bit code/signal (see, for example, column 5, lines 62-64), wherein at least a first pair (for example, the lower first columns of Figs. 5A and 6B) of said output stages is controlled by the first bit (for example, N3) of said two-bit signal and at least a second pair (for example, the lower second columns of Figs. 5A and 6B) of said output stages is controlled by the second bit (for example, N2 of said two-bit signal), and wherein one output stage of said pairs is connected to said first data path (for example, the lower second column of Fig. 5A in 24) and another of each of said pairs of output stages is connected to said second data path (for example, the second column of Fig. 6B in 26), wherein said pre-driver produces an unbalanced output from the pre-driver (for example, the output DN1 in Fig. 5A; column 6, lines 36 – 38); and inputting a data signal to the output device through the pre-driver (in Fig. 4, DATA SIGNAL is inputted to the output device through 24 and 26, which include Figs. 5A and 6B).

Claims 2-5 each recite first and second data paths. As discussed above, Thaik fails to teach, disclose, or suggest a predriver having first and second data paths. Thus, it is believed that claims 2-5 are in condition for allowance. Accordingly, it is respectfully requested that the rejection of claims 2-5 pursuant to 35 U.S.C. 102(a) in view of Thaik be withdrawn.

Claims 7 – 9 stand rejected under 35 U.S.C. § 103(a) as being unpatentable over Ong (U.S. Patent Number 5,798,970) in view of Thaik (U.S. Pat. No.: 5,285,116). However, as recognized by the Examiner, Ong does not supply the teachings missing from Thaik in terms of the predriver:

Ong does not disclose a pre-driver providing an unbalanced output drive capability, comprising: a first pre-driver data path having a plurality of output transistors; a second pre-driver data path having a plurality of output transistors; and a plurality of switches, each switch for controlling the conductivity of a pair of said plurality of output transistors in response to signals indicative of the strength of output transistors in the output driver, wherein one of said pair of output transistors is connected to said first pre-driver data path and another of said pair of output transistors is connected to said second pre-driver data path, said pre-driver providing said data signal to said output driver.

Thaik discloses a pre-driver as in claims 1 and 6 above. It would have been obvious at the time the invention was made to a person having ordinary skill in the art to modify the computer system on Ong by incorporating the pre-driver of Thaik, for the purpose of controlling the switching speed with maximum

Appl. No.: 10/678,595 Docket No.: DB000859-007 Amdt. Dated: 26 October 2004

Reply to Office action of 26 July 2004

efficiency across process, temperature and supply voltage variations (Thaik, column 1, lines 6-13).

As discussed above, Thaik fails to teach, disclose, or suggest a predriver having first and second data paths. As noted by the Office, Ong fails to disclose the missing teachings. Thus, it is believed that claims 7-9 are in condition for allowance and it is respectfully requested that the rejection of claims 7-9 pursuant to 35 U.S.C. §103(a) over Ong in view of Thaik be withdrawn.

Applicants have made a diligent effort to place the instant application in condition for allowance. Accordingly, a Notice of Allowance for claims 1-9 is earnestly requested. If the Examiner is of the opinion that the instant application is in condition for disposition other than by allowance, he is respectfully requested to contact applicants' attorney at the phone number listed below so that additional changes to the claims may be discussed.

Respectfully submitted,

Kichard J. Coldren

Richard J. Coldren Reg. No. 44,084

Thorp Reed & Armstrong LLP

One Oxford Centre

301 Grant Street, 14th Floor

Pittsburgh, PA 15219-1425

(412) 394-2442

Attorneys for Applicant

Dated: 26 October 2004